

SUPER FAMICOM DOCUMENTATION

SFX03


REGISTER (CPU)



A 1.000.000 BOYS A.K.A MEGABOYS PRODUCE

ADDRESS : 4200H
 NAME : NMITIMEN
 CONTENTS : ENABLE FLAG FOR V-BLANK, TIMER INTERRUPT & JOY CONTROLLER READ

No. 1



JOY CONTROLLER ENABLE
 0 : Disable Automatic reading of the Joy Controller
 1 : Enable Automatic reading of the Joy Controller

※ Reading the data can be started at the beginning of V-Blank period, but it takes about for 3 or 4 scanning period until completion of reading.


TIMER ENABLE
 V-EN : V-COUNT TIMER ENABLE
 II-EN : II-COUNT TIMER ENABLE

H EN	V EN	FUNCTION
0	0	Disable BOTH II & V
0	1	Enable II only. IRQ is applied by II-count timer value designated.
1	0	Enable V only. IRQ is applied by V-count timer value designated.
1	1	Enable both II & V. IRQ is applied by both II and V count timer value designated.

NMI ENABLE : Enable NMI at the point when V-blank begins
 (When power is turned on or the reset signal is applied, it will be "0".)

0 : NMI DISABLE
 1 : NMI ENABLE


ADDRESS : 4201H
 NAME : WR10
 CONTENTS : PROGRAMMABLE I/O PORT (OUT-PORT)



- This is a Programmable I/O port (OUT-PORT). The written data will be output directly from the OUT-PORT.
- When this is used as a INPORT, "I" should be written to the particular bit which will be used as a IN-PORT. The input data can be read by register <4213H>.


ADDRESS : 4202H / 4203H
 NAME : WRMPYA / WRMPYB
 CONTENTS : MULTIPLIER & MULTIPLICAND BY MULTIPLICATION

No. 2



- This is a register, which can set a Multiplicand (A) and a multiplier (B) for Absolute Multiplication of "A (8-BIT) × B (8-BIT) = C (16-BIT)".
- A PRODUCT (C) can be read by registers <4216H><4217H>.
- Set in the order of (A) and (B). The operation will start as soon as (B) has been set, and it will be completed right after 8-machine cycle period.
- Once the data of the A-REGISTER is set, it will not be destroyed until new data is set.


ADDRESS : 4204H / 4205H / 4206H
 NAME : WRDIVL / WRDIVH / WRDIVB
 CONTENTS : DIVISOR & DIVIDEND BY DIVIDE



- This is a register, which can set a Dividend (C) and a Divisor (B) for Absolute Divide of "C (16-BIT) ÷ B (8-BIT) = A (16-BIT)".
- The divisor (A) can be read by registers <4214H><4215H>. And the remainder can also be read by registers <4216H><4217H>.
- Set in the order of (C) and (B). The operation will start as soon as (B) has been set, and it will be completed right after 16-machine cycle period.
- Once the data of the A-REGISTER is set, it will not be destroyed until new data is set.


ADDRESS : 4207H / 4208H
 NAME : H1TIME1 / H1TIME2
 CONTENTS : H-COUNT TIMER SETTINGS

No. 3



- This is a register, which can set the H-COUNT TIMER value.
 - The setting value should be from 0 through 339, which is counted from the far left on the screen.
 - When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time, "1" will be written to "timer IRQ" of register <4211H>. READ RESET; Enable/Disable of the Interrupt will be determined by setting register <4200H>.
- ※ This continuous counter is reset every scanning line, therefore once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same horizontal position on the screen.


ADDRESS : 4209H / 420AH
 NAME : V1TIME1 / V1TIME2
 CONTENTS : V-COUNT TIMER SETTINGS



- This is a register, which can set the V-COUNT TIMER value.
- The setting value should be from 0 through 261(262), which is counted from the far top on the screen. [This line number described is different from the actual line number on the screen.]
- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time, "1" will be written to "timer IRQ" of register <4211H>. READ RESET; Enable/Disable of the interrupt will be determined by setting register <4200H>.
- ※ This is a continuous counter same as H-counter, and it will be reset every time 262(263) lines are scanned. Once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same vertical line on the screen.

ADDRESS : 420BH
 NAME : MDMAEN
 CONTENTS : CHANNEL DESIGNATION FOR GENERAL PURPOSE DMA & TRIGGER (START)

No. 4




- The General purpose DMA consists of 8-channels in total (CH0~ CH7).
- This register is used to designate the channel out of 8-channels (8-channels maximum).
- The channel which should be used can be designated by writing "1" to the bit of this channel. As soon as "1" is written to the bit (after a few cycles passed), the general purpose DMA transfer will be started.
- When the general purpose DMA of the designated channel is completed, the flag will be cleared.

NOTE : Because the data area (register <4300H> ~) of each channel is held in common with the data of each H-DMA channel, the channel designated by the H-DMA channel designation register <420CH> can not be used.
 (It is prohibited to write "1" to the bit of the channel)
 Therefore, 8-channels (CH0~CH7) should be assigned by the H-DMA and the general purpose DMA.

NOTE : If the H-Blank comes during the operation of the general purpose DMA and the H-DMA is started, the general purpose DMA will be discontinued in the middle, and re-started right after the H-DMA is complete.

NOTE : If 2 or more channels are designated, the DMA transfer will be performed continuously according to the priority order described by Appendix-1.
 And also, the CPU stops operation until all the general purpose DMA are completed.

ADDRESS : 420CH
 NAME : HDMAEN
 CONTENTS : CHANNEL DESIGNATION FOR H-DMA



- The H-DMA consists of 8-channels in total (CH0~ CH7).
- This register is used to designate the channel out of 8-channels (8-channels maximum).
- The channel which should be used can be designated by writing "1" to the bit of this channel. As soon as H-Blank begins (after a few cycles passed), the H-DMA transfer will be started.

NOTE : Once this flag is set, it will not be destroyed (cleared) until new data is set. Therefore, the initial settings are done automatically every field, and the same transfer pattern will be repeated.
 And also, the flag is set out of V-BLANK period, the DMA transfer will be performed properly from next screen frame.

ADDRESS : 420D11
 NAME : MEMSEL
 CONTENTS : ACCESS CYCLE DESIGNATION IN MEMORY ② AREA

D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
							2.68 3.58

4 2 0 D H


ACCESS CYCLE DESIGNATION IN MEMORY ② AREA

- 0 : 2.68MHz access cycle
- 1 : 3.58MHz access cycle. (Only when the high speed memory is used)

- MEMORY ② shows the address (8000H ~ FFFFH) of the bank (80H~ BFH) and all the address of the bank (C0H ~ FFH).
- When power is turned on or the reset signal is applied, it becomes "0".

ADDRESS : 4210H
 NAME : +RDNMI
 CONTENTS : NMI FLAG BY V-BLANK & VERSION NUMBER

No. 5




└ NMI FLAG BY V-BLANK : When "1" is written to "NMI ENABLE" of register <4200H>, this flag will show NMI status.

- └ 0 : NMI status is "Disable"
- └ 1 : NMI status is "Enable"

※ "1" is set to this flag at beginning of V-Blank, and "0" is set at end of V-Blank.
 Also, it can be set by reading this register.

NOTE : It is necessary to reset by reading this flag during NMI processing. (See Appendix-3.)

ADDRESS : 4211H
 NAME : +TIMEUP
 CONTENTS : IRQ FLAG BY H/V COUNT TIMER



└ IRQ FLAG BY H/V COUNT TIMER


- └ (In case the Timer Enable is set by "Timer Enable" of register <4200H>:)
- └ as soon as H/V count timer becomes the count value set, IRQ will be applied and "1" will be set to this flag.
- └ This flag is "READ-RESET".

※ Even if V-EN="0" and H-EN="0" are set by "Timer Enable" of register <4200H>, this flag will be reset.

- └ 0 : Either H/V count timer is in active or disable
- └ 1 : H/V Count timer is Time-Up

ADDRESS : 4212H
 NAME : *HVBJOY
 CONTENTS : H/V BLANK FLAG & JOY CONTROLLER ENABLE FLAG

No. 6



4 2 1 2 H

JOY CONTROLLER ENABLE FLAG

: This flag shows the timing to read the data of the Joy Controller. (However, it is limited to the case which the "JOY-C ENABLE" of register <4200H> is set to "1".)

0 : This is a period that the Joy Controller is not reading the data or the Joy Controller is disabled. (In case "0" is set to "JOY-C ENABLE" of register <4200H>)

1 : This is a period that the Joy Controller is reading the data.


H-BLANK PERIOD FLAG : It shows whether the scanning is in the H-Blank period or not.

0 : Out of H-BLANK period
 1 : In H-BLANK period

V-BLANK PERIOD FLAG : It shows whether the scanning is in the period of V-Blank or not.

0 : Out of V-BLANK period
 1 : In V-BLANK period

ADDRESS : 4213H
 NAME : *RD10
 CONTENTS : PROGRAMABLE I/O PORT (IN-PORT)





4 2 1 3 H

- This is a Programmable I/O port (IN-PORT). The data which is set to the IN-PORT should be read directly.
- The bit which "1" is written by register <4201H> is used as the IN-PORT.



ADDRESS : 4214H / 4215H
 NAME : *RDDIVL / *RDDIVH
 CONTENTS : QUOTIENT OF DIVIDE RESULT

No. 7



- This is a Quotient (A), which is a result for Absolute Divide of
 $C (16\text{-BIT}) \div B (8\text{-BIT}) = A (16\text{-BIT})$
- Dividend (C) and Divisor (B) are set by registers <4204H> <4205H> <4206H>.

ADDRESS : 4216H / 4217H
 NAME : *RDMPYL / *RDMPYH
 CONTENTS : PRODUCT OF MULTIPLICATION RESULT OR REMAINDER OF DIVIDE RESULT



① IN CASE OF MULTIPLICATION

- This is a Product (C) which is a result for Absolute Multiplication of
 $A (8\text{-BIT}) \times B (8\text{-BIT}) = C (16\text{-BIT})$
- A Multiplicand (A) and a Multiplier (B) are set by registers <4202H> <4203H>.

② IN CASE OF DIVIDE

- This is a Remainder which is a result for the Absolute Divide of
 $C (16\text{-BIT}) \div B (8\text{-BIT}) = A (16\text{-BIT}) \dots \text{REMAINDER (8 or 16-Bit)}$
- A Dividend (C) and a Divisor (B) are set by the registers <4204H> <4205H> <4206H>.

ADDRESS : 4218H / 4219H / 421AH / 421BH / 421CH / 421DH / 421EH / 421FH
 NAME : JOY1L / JOY1H / JOY2L / JOY2H / JOY3L / JOY3H / JOY4L / JOY4H
 CONTENTS : DATA FOR JOY CONTROLLER I. II. III. & IV
 D7 D6 D5 D4 D3 D2 D1 D0

No. 8

JOY CONTROLLER-I (LOW)								4218H
X BUTTON	Y BUTTON	TL BUTTON	TR BUTTON					
JOY CONTROLLER-I (HIGH)								4219H
A BUTTON	B BUTTON	SELECT BUTTON	START BUTTON	JOY PAD				
				UP	DOWN	LEFT	RIGHT	
JOY CONTROLLER-II (LOW)								421AH
X BUTTON	Y BUTTON	TL BUTTON	TR BUTTON					
JOY CONTROLLER-II (HIGH)								421BH
A BUTTON	B BUTTON	SELECT BUTTON	START BUTTON	JOY PAD				
				UP	DOWN	LEFT	RIGHT	
JOY CONTROLLER-III (LOW)								421CH
JOY CONTROLLER-III (HIGH)								421DH
A BUTTON	B BUTTON	SELECT BUTTON	START BUTTON	JOY PAD				
				UP	DOWN	LEFT	RIGHT	
JOY CONTROLLER-IV (LOW)								421EH
JOY CONTROLLER-IV (HIGH)								421FH
A BUTTON	B BUTTON	SELECT BUTTON	START BUTTON	JOY PAD				
				UP	DOWN	LEFT	RIGHT	

EXPANDED
CONNECTOR

• Registers <4016H> <4017H> can be used the same as the Family Computer.

	D7	D6	D5	D4	D3	D2	D1	D0	PORT
4016H RD									4016H D0 : Data for Controller I
4016H WR									4016H D1 : Data for Controller III OUT0. OUT1. OUT2
4017H RD									4017H D0 : Data for Controller II 4017H D1 : Data for Controller IV

NOTE : Whether the standard joy controllers are connected to the SFX unit or not can be referred by reading 17th bit of 4016H and 4017H. (See page-22)

0 : connected
 1 : not connected

ADDRESS : 43X0H (X : CHANNEL NUMBER <0 ~7>)
 NAME :
 CONTENTS : PARAMETER FOR DMA TRANSFER

No. 0

D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
CH	CH		A BUS ADDRESS		DMA TRANSFER		
*	TYPE		INC/DEC	FIXED	WORD SELECT		
					D2	D1	D0

4 3 × 0 H

DMA TRANSFER WORD SELECT

*: Transfer Origination

GENERAL PURPOSE DMA : B-ADDRESS CHANGE METHOD DESIGNATION PER CHANNEL

D2	D1	D0	ADDRESS TO BE WRITTEN
0	0	0	1-ADDRESS
0	0	1	2-ADDRESS (VRAM etc.) L.H
0	1	0	1-ADDRESS
0	1	1	2-ADDRESS (WRITE TWICE) L.L.H.H
1	0	0	4-ADDRESS L.H.L.H

H-DMA : The number of byte to be transferred per line and write method designation

D2	D1	D0	# OF BYTE TO BE TRANSFERRED	ADDRESS TO BE WRITTEN
0	0	0	1 - BYTE	1-ADDRESS (1)
0	0	1	2 - BYTE	2-ADDRESS (VRAM etc.) L.H (2)
0	1	0	3 - BYTE	WRITE TWICE L.L (1)
0	1	1	4 - BYTE	2-ADDRESS WRITE TWICE L.L.H.H (2)
1	0	0	4 - BYTE	4-ADDRESS L.H.L.H (4)

FIXED ADDRESS FOR A-BUS & AUTOMATIC INCREMENT/DECREMENT SELECT
 [IN CASE OF GENERAL PURPOSE DMA]

- D3 { 0 : AUTOMATIC ADDRESS INCREMENT/DECREMENT
 1 : FIXED ADDRESS <To be used when clearing VRAM etc.
- D4 { 0 : AUTOMATIC INCREMENT
 1 : AUTOMATIC DECREMENT [In case "0" is written to D3

TYPE DESIGNATION [H-DMA ONLY] : Addressing mode designation when accessing the data
 .See Appendix-2

- { 0 : ABSOLUTE ADDRESSING
 1 : INDIRECT ADDRESSING


TRANSFER ORIGINATION DESIGNATION : Transfer Direction A Bus—B Bus, B Bus—A Bus Designation
 (See Appendix-1)

- { 0 : A-BUS — B-BUS (CPU MEMORY — PPU)
 1 : B-BUS — A-BUS (PPU — CPU MEMORY)

※ For example, in case the DMA transfer is performed from CPU memory to PPU. "0" should be written.

ADDRESS : 43X1H (X : CHANNEL NUMBER <0 ~7>)
 NAME :
 CONTENTS : B-BUS ADDRESS FOR DMA

No. 10




- This is a register, which can set the address of B-bus.
- Whether this is the address of the "Transfer Destination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <4300H>.

Direction can be designated by "Transfer Origination"

A - BUS	B - BUS
	Actual address is 0021XXH. (XX : value by this register)

※ When the H-DMA is performed, it will be the address of the "Transfer Destination".

ADDRESS : 43X2H / 43X3H / 43X4H (X : CHANNEL NUMBER <0 ~7>)
 NAME :
 CONTENTS : TABLE ADDRESS OF A-BUS FOR DMA <A1 TABLE ADDRESS>



- This is a register, which can set the address of A-bus.
- Whether this is the address of the "Transfer Destination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <4300H>. "0" should be written to D7 except a special case.
- In the H-DMA mode, the address of the transfer origination is designated except a special case. Therefore, for the CPU area designated by this address, the data (Appendix-2) must be set by the absolute addressing mode or the indirect addressing mode.
- This address becomes the basic address on the A-Bus during DMA transfer period, and the address will be increased or decreased based on this address. (When the general purpose DMA is performed, it will be decreased.)


ADDRESS : 43X5H / 43X6H / 43X7H (X : CHANNEL NUMBER <0 ~7>)

No. 11

NAME :

CONTENTS : DATA ADDRESS STORE BY II-DMA


& NUMBER OF BYTE TO BE TRANSFERED SETTINGS BY GENERAL PURPOSE DMA



(In case of II-DMA)

4 3 x 5 H


(In case of General Purpose DMA)



(In case of II-DMA)

4 3 x 6 H

(In case of General Purpose DMA)




(In case of II-DMA)

4 3 x 7 H

- IN CASE OF II-DMA
 This is a register which the indirect address will be stored automatically in the Indirect addressing mode.
 The indirect address means the Data Address described on Appendix-2.
 It is not necessary to read or write directly by the CPU except in special cases.
- IN CASE OF GENERAL PURPOSE DMA
 This is the register, which can set the number of byte to transfer or to be transferred.
 However, the number of Byte (0000H) means 1000H.

ADDRESS : 43X8H / 43X9H (X : CHANNEL NUMBER <0 ~7>)
 NAME :
 CONTENTS : TABLE ADDRESS OF A-BUS BY DMA <A2 Table Address>




- This is the address, which is used to access the CPU and RAM, and it will be increased automatically. (See Appendix-2)
- The data of this register is used as the basic address which is the address set by the "A1 Table Address". Afterwards, because it will be increased (or decreased) automatically, it is necessary to set the address into this register by the CPU directly.

However, if the data which is transferred needs to be changed by force, it can be done by setting the CPU memory address to this register.
 And also, the address of the CPU which is accessed currently will be changed by reading this register.

H-DMA ONLY

ADDRESS : 43XAH (X : CHANNEL NUMBER <0 ~7>)
 NAME :
 CONTENTS : THE NUMBER OF LINE TO BE TRANSFERED BY H-DMA



- This is a register which shows number of line for H-DMA transfer. (See Appendix-2)
- The number of line written to the CPU memory will be the basic number of line, it is not necessary to set the address into this register by the CPU directly.

SUPER FAMICOM DOCUMENTATION


SFX03X

**REGISTER
(CPU)**

APPENDIX




A 1.000.000 BOYS A.K.A MEGABOYS PRODUCE



(ii) DATA FORMAT
TYPICAL DATA BANK

(iii) TRIGGER (START)
GENERAL PURPOSE DMA ENABLE FLAG




(ii) DATA FORMAT (See Appendix-3 & 4)

- TYPE 0 : Absolute addressing
- TYPE 1 : Indirect Addressing
- C "0" : If the data is same as the data of previous line, the data will not be transferred. (Data Compression)
- C "1" : A pair of data per horizontal line


(iii) TRIGGER (START)
H-BLANK

PRIORITY


- H-DMA > GENERAL PURPOSE DMA
- ch 0 > ch 1 > . . . > ch 7
- in the same DMA (General purpose DMA or H-DMA)




ABSOLUTE ADDRESSING (TYPE-0) ----- This is a mode to transfer the data of the address designated by the TABLE ADDRESS.



INDIRECT ADDRESSING (TYPE-1) ----- This is a mode to transfer the data of the address designated by the Data Address, which is stored to the address designated by the Table Address.




DETECT BEGINNING OF V-BLANK




The "Blank NMI" flag of register <4210H> will be set at beginning of V-Blank and will be reset at end of V-Blank. Also, it can be reset by reading register <4210H>.

<EXAMPLE>

1. In case of detecting the beginning of V-Blank by NMI:



2. In case of detecting the beginning of V-Blank by the flag



SUMMARY OF REGISTERS

REGISTERS (WRITE: S-PPU)

ADDRESS	07	06	05	04	03	02	01	00
2100H	Blanking			Fade IN/OUT (0 ~15)				
2101H	OBJ Size Select			OBJ Name Select		OBJ Name Base Address		
2102H	OBJ Address							
2103H	OBJ Priority Rotation						OBJ Address MSB	
2104H	OBJ Data (Low High)							
2105H	BG 16 x 16 Size		BG3		BG Mode (0 ~ 7)			
2106H	BC4	BC3	BC2	BC1	Priority			
2107H	Mosaic Size				Mosaic Enable			
2108H	BC4	BC3	BC2	BC1				
2109H	BG1 SC Base Address				BG1 SC Size			
210AH	BG2 SC Base Address				BG2 SC Size			
210BH	BG3 SC Base Address				BG3 SC Size			
210CH	BG4 SC Base Address				BG4 SC Size			
210DH	BG2 Name Base Address				BG1 Name Base Address			
210EH	BG4 Name Base Address				BG3 Name Base Address			
210FH	BG1 H-Offset (Low High)							
2110H	BG1 V-Offset (Low High)							
2111H	BG2 H-Offset (Low High)							
2112H	BG2 V-Offset (Low High)							
2113H	BG3 H-Offset (Low High)							
2114H	BG3 V-Offset (Low High)							
2115H	BG4 H-Offset (Low High)							
2116H	BG4 V-Offset (Low High)							
2117H	H-L Inc				V-RW Address Sequence Mode			
2118H					Full Graphic SC Increment			
2119H	V-RW Address (Low)							
211AH	V-RW Address (High)							
211BH	V-RW Data (Low)							
211CH	V-RW Data (High)							
211DH	Screen Layer				Screen Flip			
211EH					V H			

REGISTERS (WRITE: S-PPU)

ADDRESS	07	06	05	04	03	02	01	00
211FH	Matrix Parameter A (Low High)							
2120H	Matrix Parameter B (Low High)							
2121H	Matrix Parameter C (Low High)							
2122H	Matrix Parameter D (Low High)							
2123H	Center Position X (Low High)							
2124H	Center Position Y (Low High)							
2125H	CG-RW Address							
2126H	CG-RW Data (Low High)							
2127H	BG2 Window		BG2 Window		BG2 Window		BG2 Window	
2128H	W2 EN	IN/OUT	W1 EN	IN/OUT	W2 EN	IN/OUT	W1 EN	IN/OUT
2129H	BG2 Window		BG2 Window		BG2 Window		BG2 Window	
212AH	W2 EN	IN/OUT	W1 EN	IN/OUT	W2 EN	IN/OUT	W1 EN	IN/OUT
212BH	Color Window		Color Window		Color Window		Color Window	
212CH	W2 EN	IN/OUT	W1 EN	IN/OUT	W2 EN	IN/OUT	W1 EN	IN/OUT
212DH	Window ID Position (0 ~ 255)							
212EH	Window III Position (0 ~ 255)							
212FH	Window I2 Position (0 ~ 255)							
2130H	Window I3 Position (0 ~ 255)							
2131H	BG4		BG3		BG2		BG1	
2132H	window Logic				Color Window Logic (OBJ)			
2133H					Through Main			
2134H					OBJ BC4 BC3 BC2 B			
2135H					Through Sub			
2136H					OBJ BC4 BC3 BC2 B			
2137H					Through Main (Window)			
2138H					OBJ BC1 BC3 BC2 B			
2139H					Through Sub (Window)			
213AH					OBJ BC4 BC3 BC2 B			
213BH	Window ON/OFF				CG ADD : Dir			
213CH	Main SF (A)		Sub SF (B)				Enable : Sel	
213DH	CO-SUB	1.2	Enable : Back (OBJ)		ADD or S.B Enable		BC1 BC3 BC2 B	
213EH	Color Constant Data				Color Brilliance Data			
213FH	Blue Green Red							
2140H	EXT. Sync	EXT. Input	Pseudo 512		224 229		OBJ-V Inte Select	
2141H	MPY (Low)							
2142H	MPY (Mid)							
2143H	MPY (High)							

REGISTER (READ) S-PPU

ADDRESS	07	06	05	04	03	02	01	00
2137H	Soft Latch for HV Counter							
2139H	OM Data (Low High)							
2133H	V-RAM Data (Low)							
2136H	V-RAM Data (High)							
2130H	CG Data (Low High)							
2132H	Output Data of H-Counter (Low High)							
2131H	Output Data of V-Counter (Low High)							
2138H	Time Over	Range Over	Master / Slave	SC77 Version Number				
213FH	Field	EXT Latch	NTSC/PAL	SC78 Version Number				
2140H	APU I/O Port							
2141H	APU I/O Port							
2142H	APU I/O Port							
2143H	APU I/O Port							

REGISTERS (WRITE) S-CPU

ADDRESS	07	06	05	04	03	02	01	00
4200H	NO Enable	Timer Enable V-EN H-EN		Joy-C Enable				
4201H	I/O Port							
4202H	Multiplicand-A							
4203H	Multiplier-B							
4204H	Dividend-C (Low)							
4205H	Dividend-C (High)							
4206H	Divisor-B							
4207H	V-Counter Timer							
4208H	H-AGD							
4209H	V-Counter Timer							
420AH	V-VSR							
420BH	General Purpose DMV (Enable Flag) 07 EN, 06 EN, 05 EN, 04 EN, 03 EN, 02 EN, 01 EN, 00 EN							
420CH	H-DMV (Enable Flag) 07 EN, 06 EN, 05 EN, 04 EN, 03 EN, 02 EN, 01 EN, 00 EN							
420DH	2.68 / 3.58							

REGISTERS (READ) S-CPU

ADDRESS	07	06	05	04	03	02	01	00
4210H	Blank NG	SC22 Version Number						
4211H	Timer IRQ							
4212H	V-Blank	II-Blank						
4213H	I/O Port							
4214H	Quotient (Low)							
4215H	Quotient (High)							
4216H	Product-C / Remainder (Low)							
4217H	Product-C / Remainder (High)							
4218H	Joy Controller I (Low)							
4219H	Joy Controller I (High)							
421AH	Joy Controller II (Low)							
421BH	Joy Controller II (High)							
421CH	Joy Controller III (Low)							
421DH	Joy Controller III (High)							
421EH	Joy Controller IV (Low)							
421FH	Joy Controller IV (High)							

REGISTERS (WRITE) S-CPU

CH : Channel #0

ADDRESS	07	06	05	04	03	02	01	00
4300H	OR * T-Orig	OR Type	A-Bus Address INC-DEC Fixed		OR Transfer Word Sel			
4301H	OR B-Address							
4302H	OR A1 Table Address (Low)							
4303H	OR A1 Table Address (High)							
4304H	OR A-Table Bank							
4305H	OR Data Address (H-DMV) : Number of Byte to be transferred (General purpose DMV)							
4306H	OR Data Address (H-DMV) : Number of Byte to be transferred (General purpose DMV)							
4307H	OR Data Bank (H-DMV)							
4308H	OR A2 Table Address (Low)							
4309H	OR A2 Table Address (High)							
430AH	Continue	Number of Line						

Note : T-Orig means the "Transfer Origination".



**SFX DOCUMENTATION BROUGHT TO
YOU BY OPTIROC OF MEGABOYS**